ADIMM(advanced Dual In-line Memory Modules,高級雙重內嵌式內存模塊)- h, Q% q; y& n( h F
AMR(Audio/Modem Riser;音效/調制解調器主機板附加直立插卡)
8 j1 _) M7 P! A. MAHA(Accelerated Hub Architecture,加速中心架構)" E* q! \1 M4 _0 p
ASK IR(Amplitude Shift Keyed Infra-Red,長(cháng)波形可移動(dòng)輸入紅外線(xiàn))
0 @5 t7 B* E, C2 {ATX: AT Extend(擴展型AT)6 m$ S/ C+ G1 p8 x7 g
BIOS(Basic Input/Output System,基本輸入/輸出系統)
: K; O/ d8 Y2 V2 j# n% n& F( o* eCSE(Configuration Space Enable,可分配空間)+ Y V" i7 h, y9 J
DB: Device Bay,設備插架
* ?/ y9 F1 f0 B6 ]1 tDMI(Desktop Management Interface,桌面管理接口)
' L* {) [, J7 v7 VEB(Expansion Bus,擴展總線(xiàn))% w1 x; \7 h6 {0 N& U z1 j
EISA(Enhanced Industry Standard Architecture,增強形工業(yè)標準架構)
9 P: t* u5 H" \6 q1 g4 [" C x0 oEMI(Electromagnetic Interference,電磁干擾)
" M9 p; f f3 S: OESCD(Extended System Configuration Data,可擴展系統配置數據)8 N; K# A" L) c/ k
FBC(Frame Buffer Cache,幀緩沖緩存)6 _% U& ^. i2 a2 k& h
FireWire(火線(xiàn),即IEEE1394標準)0 Z2 i+ m- W9 `# r/ n5 _- V$ S' u
FSB: Front Side Bus,前置總線(xiàn),即外部總線(xiàn)0 A3 Z( d9 z9 b* P+ P
FWH( Firmware Hub,固件中心)
4 y6 w4 j# ?' G% N0 rGMCH(Graphics & Memory Controller Hub,圖形和內存控制中心)# h- o R! B% {. }5 i4 X& [( e2 w
GPIs(General Purpose Inputs,普通操作輸入). V8 G) F1 H+ |; |
ICH(Input/Output Controller Hub,輸入/輸出控制中心)% o0 M) ^5 M, A8 _
IR(infrared ray,紅外線(xiàn))
7 n, x% X" l% P2 tIrDA(infrared ray,紅外線(xiàn)通信接口可進(jìn)行局域網(wǎng)存取和文件共享)/ E/ R1 P! c$ e2 m# ]) J# m" W8 f) e
ISA: Industry Standard Architecture,工業(yè)標準架構
" }, Y: V2 h4 c9 WISA(instruction set architecture,工業(yè)設置架構)9 Z& X) N4 {% G
MDC(Mobile Daughter Card,移動(dòng)式子卡)
2 h/ w/ L+ s( uMRH-R(Memory Repeater Hub,內存數據處理中心)
& h1 o$ ]* F) l5 {7 u, C/ EMRH-S(SDRAM Repeater Hub,SDRAM數據處理中心)& h8 e' |0 s: Q U$ F
MTH(Memory Transfer Hub,內存轉換中心)5 Q3 J* ]8 Q7 C. j! {
NGIO(Next Generation Input/Output,新一代輸入/輸出標準)) H3 C; z! e: ?+ K$ l
P64H(64-bit PCI Controller Hub,64位PCI控制中心)
9 U6 N/ V7 P, g' {PCB(printed circuit board,印刷電路板)
) A- J% o$ S6 FPCBA(Printed Circuit Board Assembly,印刷電路板裝配)& |+ |4 V. D1 i& H
PCI: Peripheral Component Interconnect,互連外圍設備; Y H4 t! c+ Y
PCI SIG(Peripheral Component Interconnect Special Interest Group,互連外圍設備專(zhuān)業(yè)組)2 N+ r Y0 c V* A& R; k
POST(Power On Self Test,加電自測試)
3 c: R( H. i9 N# hRNG(Random number Generator,隨機數字發(fā)生器)1 F3 e+ E* `4 y9 O v3 \8 @1 o$ O
RTC: Real Time Clock(實(shí)時(shí)時(shí)鐘)
/ s" d) f( m% r3 x/ Q7 QKBC(KeyBroad Control,鍵盤(pán)控制器)
l3 x X2 N) H5 ^: j/ ySAP(Sideband Address Port,邊帶尋址端口)
% @. F; ?# T ?( d- eSBA(Side Band Addressing,邊帶尋址)4 m$ K- l _4 `' L9 i$ x
SMA: Share Memory Architecture,共享內存結構4 p) c9 F6 b) O4 M- y, S% Y, c( I
STD(Suspend To Disk,磁盤(pán)喚醒)+ G9 Y3 \' T5 }+ |9 y
STR(Suspend To RAM,內存喚醒) 4 \- j$ C e0 x, H( H
SVR: Switching Voltage Regulator(交換式電壓調節)
$ G9 T2 G0 F$ g' B: n7 MUSB(Universal Serial Bus,通用串行總線(xiàn))
8 V8 D. j- R; B8 r% U! S) V' gUSDM(Unified System Diagnostic Manager,統一系統監測管理器)
) l3 n$ I' ?. G" `# FVID(Voltage Identification Definition,電壓識別認證)
2 m& o/ I( A8 \! H- ~, _5 ?. lVRM (Voltage Regulator Module,電壓調整模塊)
, f R) O, w# L6 y) F- ~9 @ZIF: Zero Insertion Force, 零插力% v/ l6 \2 v3 {2 r ]$ m; X
主板技術(shù)6 q# ~4 d4 r9 M$ ?( g+ e6 {0 \# u; U, v
Gigabyte
% w) J0 ^2 l- Y, CACOPS: Automatic CPU OverHeat Prevention System(CPU過(guò)熱****系統)
% H# }) b; R: j6 n* zSIV: System Information Viewer(系統信息觀(guān)察)6 z0 W, c7 i7 X6 y
磐英
/ c+ {" ] p& O+ |ESDJ(Easy Setting Dual Jumper,簡(jiǎn)化CPU雙重跳線(xiàn)法)/ I( {7 G- a" |: \0 k+ {2 q/ k
浩鑫
; }3 f! x$ }" Y0 d. e K8 TUPT(USB、PANEL、LINK、TV-OUT四重接口)
) H1 a4 c7 ]) I% H4 C8 q+ B* E芯片組0 k3 [/ ]0 x" I( u0 S+ M' j
ACPI(Advanced Configuration and Power Interface,先進(jìn)設置和電源管理)
0 n1 U* M% M9 i( Y IAGP(Accelerated Graphics Port,圖形加速接口)
4 Y; L5 }; w/ b! II/O(Input/Output,輸入/輸出)) Z* o. x( X; O& a( n
MIOC: Memory and I/O Bridge Controller,內存和I/O橋控制器
+ `8 S" Y# k3 X0 z# C0 qNBC: North Bridge Chip(北橋芯片)
1 M6 m) c$ o6 O3 T" y( w5 p- FPIIX: PCI ISA/IDE Accelerator(加速器)& u6 g( `' I R1 x
PSE36: Page Size Extension 36-bit,36位頁(yè)面尺寸擴展模式/ I8 E1 U& q5 E/ J* v
PXB: PCI Expander Bridge,PCI增強橋# O P) B7 ?) F, o+ V
RCG: RAS/CAS Generator,RAS/CAS發(fā)生器" S0 d2 I. Q. @4 d9 S" J
SBC: South Bridge Chip(南橋芯片)+ b6 Q7 x2 f& I4 Z9 ?
SMB: System Management Bus(全系統管理總線(xiàn))% M. y0 H4 r) w) S* }
SPD(Serial Presence Detect,內存內部序號檢測裝置)2 S5 M! e7 h) }1 P" m
SSB: Super South Bridge,超級南橋芯片 Q5 {# Y# w, w& Y
TDP: Triton Data Path(數據路徑)& v9 s+ p1 w% m6 C1 T) h. G
TSC: Triton System Controller(系統控制器)+ Y/ T" Y0 y4 K9 d8 N( h
QPA: Quad Port Acceleration(四接口加速)1 X- O P3 Y8 _1 m: F
$ v0 _' s% ~/ F9 g+ X- ] |